The turn-on speed of nMOS transistors (nMOST) is of paramount importance for robust Charged Device Model (CDM) protection circuitry. In this paper the nMOST turn-on time has been measured for the first time in the sub-halve nanosecond range with a commercial e-beam tester. The method may be used to improve CDM-ESD hardness by investigating the CDM pulse responses within circuit. Furthermore it is shown that the CDM results of various protection layouts can be simulated with a SPICE model.
INTRODUCTION
In a highly automated IC production environment, the most relevant ESD hazards are represented by the fast discharge to ground of charge accumulated on a device through the manufacturing equipment. This ESD event is described by the Charged Device Model (CDM) and is characterised by durations and rise-times, in the nanosecond and sub-nanosecond range.
The availability of experimental techniques capable of characterising the response of protection circuits subjected to CDM ESD pulses is of crucial importance to improve IC hardness. In CMOS, ESD protection circuits usually employ grounded-gate nMOS transistors (gg-nMOST) as protection elements, because of their low on-resistance and satisfactory holding voltage (due to the parasitic bipolar transistor within their structure). With the introduction of the Charged Device Model [1] , the question arises: do most frequently applied ESD protection devices, gg-nMOSTs, trigger fast enough to provide adequate protection against CDM ESD hazards? In recent years some experimental data on the turn-on time has been shown [2] [3] [4] . This paper will assess this question thoroughly through measurements and simulations of the turn-on time of gg-nMOSTs with variations of the main layout parameters. Because of the very fast sub-nanosecond transient and the inherent capacitive load of measurement probes, standard equipment is not capable of performing the transient measurements. Therefore, an electron beam testing system, with 150 ps time resolution has been used. In order to obtain a better insight of the experimental results, simulations have been carried out with a SPICE model. Figure 1 shows a schematic sketch of the gg-nMOSTs under test with the variations of the main layout parameters: gate length (L), device width (W), drain-contact-to-gate spacing (DCGS) and source-contact-to-gate spacing (SCGS). It has been recently reported [3] that there is a remarkable influence of the gg-nMOST layout dimensions on the CDM performance. In Figure 2 the socketed CDM (sCDM) failure voltage threshold is shown as a function of the gg-nMOST gate length. There is a clear discrepancy between the smallest (0.5 p,m) and larger gate length (2,4,6 lam) gg-nMOSTs concerning their capability to sustain the ultra-fast, high current CDM stress. Failure analysis revealed that devices with larger gate length (L > 2 Ism) did not turn on completely during the CDM pulse and failed to clamp the applied voltage to a sufficiently low value [5] . This suggests that it is of great interest to carry out measurements on the turn-on time of these devices in order to have information about their applicability in CDM protection circuits. A SPICE model was developed, by adopting the transit times derived from e-beam measurements, extracting dc parameters and capacitances by means of IC-CAP and modelling impact-ionisation effects with a generator connected between base and collector and a simplified hydrodynamic model of the multiplication factor [7] , see Figure 6 . The derived model describes very accurately both transient (continuous line of Figure 5 ) and dc ( Figure 7 ) electrical characteristics of grounded gate nMOST protection structures. In Figure 8 the response time, Ton and the theoretical transit time as a function of the gate length is shown. Only the gate length has a big influence on the Ton whereas the dependence on the DCGS and SCGS spacing has been found to be very small.
EXPERIMENTAL RESULTS

CONCLUSIONS
Measurements and simulations show that the most relevant parameter, concerning Ton in ggnMOST protection devices, under CDM stress, is the gate length (parasitic npn base width). To ensure triggering under CDM conditions the gate length should be as short as possible in order to decrease the base transit time. Other layout parameter are not influencing the response time. We have also demonstrated that a commercial e-beam system with 150 ps time resolution is sufficient to thoroughly characterise the turn-on characteristics of protection structures subjected to the very fast CDM ESD pulses; the analysis of voltage spikes injected inside the IC beyond the protection structure is possible thus, giving the possibility of analysing possible over-voltages applied to the internal circuitry. Finally, some guidelines concerning the design of ESD protection structures have been obtained, and the capability of grounded-gate nMOST to turn-on sufficiently fast to provide adequate protection against CDM pulses has been demonstrated.
